

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	FII	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/779,593 02/13/		2/13/2004	Jayakannan Jayapalan	60889-0096	8201
24341	7590	06/15/2005		EXAMINER	
MORGAN	, LEWIS م	& BOCKIUS, LLP	WILSON, SCOTT R		
2 PALO AL	TO SQUA	RE			
3000 EL CA	MINO RE	AL	ART UNIT	PAPER NUMBER	
PALO ALTO, CA 94306				2826	

DATE MAILED: 06/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			AK.			
	Application No.	Applicant(s)				
	10/779,593	JAYAPALAN ET AL.				
Office Action Summary	Office Action Summary Examiner Art U					
	Scott R. Wilson	2826				
The MAILING DATE of this communication	appears on the cover sheet w	th the correspondence addr	ess			
Period for Reply	DIVIO 05T TO EVDIDE 014	IONITI I/O) EDOM				
A SHORTENED STATUTORY PERIOD FOR REITHE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the may be a searced patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a r reply within the statutory minimum of thir iod will apply and will expire SIX (6) MON tute, cause the application to become AE	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this comi BANDONED (35 U.S.C. § 133).	munication.			
Status						
1) Responsive to communication(s) filed on 13	3 February 2004.					
2a) ☐ This action is FINAL . 2b) ☒ T	his action is non-final.					
3) Since this application is in condition for allow			nerits is			
closed in accordance with the practice unde	er <i>Ex parte Quayle</i> , 1935 C.D), 11, 453 O.G. 213.				
Disposition of Claims						
4) Claim(s) 1-20 is/are pending in the application	ion.					
4a) Of the above claim(s) is/are without	drawn from consideration.	a (~			
5)⊠ Claim(s) <u>1-17</u> is/are allowed.		dombon	~ com			
6)⊠ Claim(s) <u>18 and 19</u> is/are rejected.		Minhloan Tran	7			
7)⊠ Claim(s) <u>20</u> is/are objected to.	11 l	Primary Examiner				
8) Claim(s) are subject to restriction an	a/or election requirement.	Art Unit 2826				
Application Papers						
9) The specification is objected to by the Exam	iner.					
10)⊠ The drawing(s) filed on <u>13 February 2004</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.						
Applicant may not request that any objection to	the drawing(s) be held in abeyar	nce. See 37 CFR 1.85(a).				
Replacement drawing sheet(s) including the con						
11)☐ The oath or declaration is objected to by the	Examiner. Note the attached	d Office Action or form PTO	-152 .			
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for fore	ign priority under 35 U.S.C. {	§ 119(a)-(d) or (f).				
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority docum						
2. Certified copies of the priority docum						
3. Copies of the certified copies of the p	•	received in this National St	tage			
application from the International Bur		received				
* See the attached detailed Office action for a	iist of the certified copies not	IEGEIVEU.				
		•				
Attachment(s) 1) Notice of References Cited (PTO-892)	4) Interview	Summary (PTO-413)				
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date	150)			
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB Paper No(s)/Mail Date	/08) 5) Notice of I	nformal Patent Application (PTO-1 	152)			

Art Unit: 2826

DETAILED ACTION

Specification

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: METHOD AND APPARATUS FOR MEASURING ON-CHIP PARASITIC INDUCTANCE ON A SEMICONDUCTOR WAFER.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in-
- (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or
- (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).

Claims 18 and 19 are rejected under 35 U.S.C. 102(e) as being anticipated by Yechuri. As to claim 18, Yechuri, Figure 12, discloses a test structure, embodied as circuits (1202) and (1204) which are formed in a semiconductor wafer (1200), to model a device under test (DUT)(col. 11, lines 8-11), in a test area adjacent at least one integrated circuit on a semiconductor wafer, the test structure comprising an LC oscillator circuit having an oscillation frequency related to a parasitic inductance associated with a subcircuit in the at least one integrated circuit (col. 3, lines 42-44).

As to claim 19, Yechun, Figure 12, discloses that the test structure further comprises at least one substructure in the LC oscillator circuit, the substructure having a same layout as the subcircuit contributing the parasitic inductance.

Page 3

Claims 1-12 are allowed. No prior art discloses a test structure formed in a semiconductor wafer for measuring parasitic inductance comprising an LC oscillator circuit, a substructure formed to be the same as an identical substructure in an integrated circuit, and a varactor.

Claims 13-17 are allowed. No prior art discloses the claimed method in which the test chip is formed with a circuit element identical to a circuit element in an integrated circuit, a control voltage is swept to obtain stable oscillation, and the parasitic inductance in the integrated circuit using the measured frequency.

Claim 20 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

No prior art discloses the claimed device with a varactor in the LC oscillator circuit.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Scott R. Wilson whose telephone number is 571-272-1925. The examiner can normally be reached on M-F 8:30 - 4:30 Eastern.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Nathan Flynn can be reached on 571-272-1915. The fax phone number for the organization where this

application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 10/779,593

Art Unit: 2826

srw

June 6, 2005

Page 4